


NE555V



1489

1489A

LINE RECEIVER

Response control gives:


- a) Logic threshold shifting
- b) Input noise filtering

POSITIVE LOGIC:


$$Y = \bar{A}$$

C = response control

*continue delay 10%
9600 baud \approx 30 m.*




6200



1488

1488

QUAD MDT LINE DRIVER



7 = 0V
14 V = +15V max
1 V = -15V max

1801


(see 7400)

7400

7400

S00
H00
03¹
37²
38
1801¹


1 open collector
2 buffer



A B Y
 $Y = \overline{AB}$
Vcc 14
GND 7


7402

QUADRUPLE 2-INPUT
POSITIVE-NOR GATE




7404

7404, S04, H04
7406 o.c. 30V
7414 sh Tris
7416 o.c. 15V



7410

7410




POSITIVE LOGIC:
 $Y = ABC$

7403

(see 7400)

7408


7408
091
1 open
collector



$Y = AB$

7411

7411



POSITIVE LOGIC:
 $Y = ABC$


7416

(see 7404)

7420

7420 7440

BUFFER



POSITIVE LOGIC:


$$Y = ABCD$$

3, 11 N.C.

Vcc 14
GND 7

7427

7427




POSITIVE LOGIC:

$$Y = A + B + C$$

Vcc 14
GND 7


7417



7425

7425

4-INPUT NOR
WITH STROBE




POSITIVE LOGIC:

$$Y = G(A + B + C + D)$$

Vcc 14
GND 7

7428

2-Input Positive-NOR-Buffer




Vcc 14
GND 7

Positive Logic: $Y = A + B$

7430

7430

8-INPUT NAND GATE



Vcc 14
GND 7

N.C. 9, 10, 13

7437

7438

(see 7400)

7453 7453 (EXPANDABLE)

7454

4-WIDE
AND-OR-INVERT

POSITIVE LOGIC:


'53
 $Y = AB + CD + FG + HI + X$

'H53
 $Y = AB + CDE + FG + HI + X$


'54
 $Y = AB + CD + FG + HI$

'H54
 $Y = AB + CDE + FG + HI$

H53, H54
only




(12 11) 7453 only



Vcc 14
GND 7

7432

7432



POSITIVE LOGIC:


$Y = A + B$



Vcc 14
GND 7

7450


2-WIDE
2-INPUT
AND-OR-INVERT



POSITIVE LOGIC:

$Y = AB + CD + X$

X = OUTPUT OF
7460, 7462




(12 11) 7450
only

Vcc 14
GND 7

7464

4-2-3-2-INPUT AND-OR-INVERT GATES



Vcc 14
GND 7


| INPUTS | | | | | OUTPUTS | |
|--------|-------|-------|---|---|----------------|----------------|
| PRESET | CLEAR | CLOCK | J | K | Q | Q |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H | H |
| H | H | ↑ | L | L | Q ₀ | Q ₀ |
| H | H | ↑ | H | L | H | L |
| H | H | ↑ | L | H | L | H |
| H | H | ↑ | H | H | TOGGLE | |
| H | H | L | X | X | Q ₀ | Q ₀ |

Positive Logic: $Y = ABCD + EF + GHI + JK$

7474

7474, H74, S74

DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FL




| FUNCTION TABLE | | | | | |
|----------------|---|---|---|----------------|----------------|
| INPUTS | | | | OUTPUTS | |
| S | R | C | D | Q | Q̄ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H | H |
| H | H | L | H | H | L |
| H | H | L | L | L | H |
| H | H | L | X | Q ₀ | Q ₀ |

7486

7486


QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES



Positive Logic: $Y = A \oplus B = \overline{A}B + A\overline{B}$

7489


64-BIT READ/WRITE MEMORY



| ME | WE | OPERATION | CONDITION OF OUTPUTS |
|----|----|-----------------|-----------------------------|
| L | L | Write | Complement of Data Inputs |
| L | H | Read | Complement of Selected Word |
| H | L | Inhibit Storage | Complement of Data Inputs |
| H | H | Do Nothing | High |

7485


4-BIT MAGNITUDE COMPARATOR



| FUNCTION TABLE | | | | | | | | | | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------|-------|-------|----------------|
| INPUTS | | | | INPUTS | | | | OUTPUTS | | | |
| A ₃ | A ₂ | A ₁ | A ₀ | B ₃ | B ₂ | B ₁ | B ₀ | A > B | A = B | A < B | Q ₀ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

7488

256-BIT READ-ONLY MEMORY




WORD-SELECT TABLE

| WORD | INPUTS | | | | | WORD | INPUTS | | | | |
|------|--------|---|---|---|---|------|--------|---|---|---|---|
| | E | D | C | B | A | | E | D | C | B | A |
| 0 | L | L | L | L | L | 16 | H | L | L | L | L |
| 1 | L | L | L | L | H | 17 | H | L | L | L | H |
| 2 | L | L | L | L | H | 18 | H | L | L | L | H |
| 3 | L | L | L | L | H | 19 | H | L | L | L | H |
| 4 | L | L | L | L | H | 20 | H | L | L | L | H |
| 5 | L | L | L | L | H | 21 | H | L | L | L | H |
| 6 | L | L | L | L | H | 22 | H | L | L | L | H |
| 7 | L | L | L | L | H | 23 | H | L | L | L | H |
| 8 | L | L | L | L | H | 24 | H | L | L | L | H |
| 9 | L | L | L | L | H | 25 | H | L | L | L | H |
| 10 | L | L | L | L | H | 26 | H | L | L | L | H |
| 11 | L | L | L | L | H | 27 | H | L | L | L | H |
| 12 | L | L | L | L | H | 28 | H | L | L | L | H |
| 13 | L | L | L | L | H | 29 | H | L | L | L | H |
| 14 | L | L | L | L | H | 30 | H | L | L | L | H |
| 15 | L | L | L | L | H | 31 | H | L | L | L | H |

74112


74S112

J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS



| FUNCTION TABLE | | | | | |
|----------------|---|---|-----|----------------|----------------|
| INPUTS | | | | OUTPUTS | |
| S | R | C | J K | Q | Q̄ |
| L | H | X | X | H | L |
| H | L | X | X | H | H |
| L | L | X | X | H | H |
| H | H | L | L | Q ₀ | Q ₀ |
| H | H | L | L | H | L |
| H | H | L | L | L | H |
| H | H | L | L | TOGGLE | TOGGLE |
| H | H | L | L | Q ₀ | Q ₀ |

74121



To use the internal timing resistor connect Rint to Vcc.


An external timing capacitor may be connected between Cext and Rext/Cext.

For accurate repeatable pulse widths, connect an external resistor between Rext/Cext and Vcc with Rint open-circuited.

To obtain variable pulse widths, connect external variable resistance between Rint or Rext/Cext and Vcc.

74138

DECODER




FUNCTION TABLE

| INPUTS | | OUTPUTS | | | | | | | |
|--------|--------|---------|---|---|----|----|----|----|----|
| ENABLE | SELECT | | | | | | | | |
| G1 | G2 | C | B | A | Y0 | Y1 | Y2 | Y3 | Y4 |
| X | H | X | X | X | H | H | H | H | H |
| L | X | X | X | X | H | H | H | H | H |
| H | L | L | L | L | H | H | H | H | H |
| H | L | L | L | H | H | H | H | H | H |
| H | L | L | L | L | H | H | H | H | H |
| H | L | L | L | H | H | H | H | H | H |
| H | L | L | L | L | H | H | H | H | H |
| H | L | L | L | H | H | H | H | H | H |
| H | L | L | L | L | H | H | H | H | H |
| H | L | L | L | H | H | H | H | H | H |
| H | L | L | L | L | H | H | H | H | H |
| H | L | L | L | H | H | H | H | H | H |
| H | L | L | L | L | H | H | H | H | H |
| H | L | L | L | H | H | H | H | H | H |

*G2 = G2A+G2B

74151

DATA SELECTOR/MULTIPLEXER



FUNCTION TABLE


| INPUTS | | OUTPUTS | |
|--------|--------|---------|----|
| SELECT | STROBE | Y | W |
| C | B | A | |
| X | X | X | H |
| L | L | L | D0 |
| L | L | H | D1 |
| L | L | L | D2 |
| L | L | H | D3 |
| L | L | L | D4 |
| L | L | H | D5 |
| L | L | L | D6 |
| L | L | H | D7 |

D0, D1...D7 = the level of the D respectively input

74132

74132

POSITIVE NAND
SCHMITT TRIGGER




POSITIVE LOGIC:
Y=AB

Positive going threshold V=1.7
Negative going threshold V=0.9

74148

8-LINE-TO-3-LINE PRIORITY ENCODER




FUNCTION TABLE

| INPUTS | | OUTPUTS | | | | |
|--------|---|---------|---|---|---|---|
| EI | 0 | 1 | 2 | 3 | 4 | 5 |
| H | X | X | X | X | X | X |
| L | H | H | H | H | H | H |
| L | X | X | X | X | X | L |
| L | X | X | X | X | L | H |
| L | X | X | X | X | L | H |
| L | X | X | X | L | H | H |
| L | X | X | X | L | H | H |
| L | X | X | L | H | H | H |
| L | X | X | L | H | H | H |
| L | X | L | H | H | H | H |
| L | X | L | H | H | H | H |
| L | X | L | H | H | H | H |
| L | X | L | H | H | H | H |
| L | X | L | H | H | H | H |
| L | X | L | H | H | H | H |

74157


QUAD 2-TO-1-LINE DATA SELECTORS/MULTIPLEXERS



74158

74158


QUAD 2-TO-1-LINE DATA SELECTORS/MULTIPLERS



74169

74169


SYNCHRONOUS 4-BIT UP/DOWN COUNTERS



74175

74175

QUAD D-TYPE FLIP-FLOPS



| FUNCTION TABLE | | | | | |
|----------------|---|---|----------------|-----------------|--|
| INPUTS | | | OUTPUTS | | |
| R | C | D | Q | Q̄ | |
| L | X | X | L | H | |
| H | ↑ | X | H | L | |
| H | ↑ | L | L | H | |
| H | L | X | Q ₀ | Q̄ ₀ | |


74161

(see 9310)

74174

74174

HEX D-TYPE FLIP-FLOPS WITH COMMON CLOCK AND RESET



| FUNCTION TABLE | | | | | |
|----------------|---|---|----------------|-----------------|--|
| INPUTS | | | OUTPUTS | | |
| R | C | D | Q | Q̄ | |
| L | X | X | L | H | |
| H | ↑ | H | H | L | |
| H | ↑ | L | L | H | |
| H | L | X | Q ₀ | Q̄ ₀ | |

74181 ARITHMETIC LOGIC UNIT





Table 1

| FUNCTION-SELECT | MODE CONTROL | FUNCTION | MODE CONTROL | FUNCTION |
|-----------------|--------------|-----------------------------|--------------|-----------------------------|
| 0000 | 00 | A plus B | 0000 | A plus B |
| 0001 | 00 | A minus B | 0001 | A minus B |
| 0010 | 00 | A times B | 0010 | A times B |
| 0011 | 00 | A divided by B | 0011 | A divided by B |
| 0100 | 00 | A AND B | 0100 | A AND B |
| 0101 | 00 | A OR B | 0101 | A OR B |
| 0110 | 00 | A XOR B | 0110 | A XOR B |
| 0111 | 00 | A XNOR B | 0111 | A XNOR B |
| 1000 | 00 | A plus B plus 1 | 1000 | A plus B plus 1 |
| 1001 | 00 | A minus B minus 1 | 1001 | A minus B minus 1 |
| 1010 | 00 | A times B times 2 | 1010 | A times B times 2 |
| 1011 | 00 | A divided by B divided by 2 | 1011 | A divided by B divided by 2 |
| 1100 | 00 | A AND B AND C | 1100 | A AND B AND C |
| 1101 | 00 | A OR B OR C | 1101 | A OR B OR C |
| 1110 | 00 | A XOR B XOR C | 1110 | A XOR B XOR C |
| 1111 | 00 | A XNOR B XNOR C | 1111 | A XNOR B XNOR C |
| 0000 | 01 | A plus B | 0000 | A plus B |
| 0001 | 01 | A minus B | 0001 | A minus B |
| 0010 | 01 | A times B | 0010 | A times B |
| 0011 | 01 | A divided by B | 0011 | A divided by B |
| 0100 | 01 | A AND B | 0100 | A AND B |
| 0101 | 01 | A OR B | 0101 | A OR B |
| 0110 | 01 | A XOR B | 0110 | A XOR B |
| 0111 | 01 | A XNOR B | 0111 | A XNOR B |
| 1000 | 01 | A plus B plus 1 | 1000 | A plus B plus 1 |
| 1001 | 01 | A minus B minus 1 | 1001 | A minus B minus 1 |
| 1010 | 01 | A times B times 2 | 1010 | A times B times 2 |
| 1011 | 01 | A divided by B divided by 2 | 1011 | A divided by B divided by 2 |
| 1100 | 01 | A AND B AND C | 1100 | A AND B AND C |
| 1101 | 01 | A OR B OR C | 1101 | A OR B OR C |
| 1110 | 01 | A XOR B XOR C | 1110 | A XOR B XOR C |
| 1111 | 01 | A XNOR B XNOR C | 1111 | A XNOR B XNOR C |

Table 2

| FUNCTION-SELECT | MODE CONTROL | FUNCTION | MODE CONTROL | FUNCTION |
|-----------------|--------------|-----------------------------|--------------|-----------------------------|
| 0000 | 00 | A plus B | 0000 | A plus B |
| 0001 | 00 | A minus B | 0001 | A minus B |
| 0010 | 00 | A times B | 0010 | A times B |
| 0011 | 00 | A divided by B | 0011 | A divided by B |
| 0100 | 00 | A AND B | 0100 | A AND B |
| 0101 | 00 | A OR B | 0101 | A OR B |
| 0110 | 00 | A XOR B | 0110 | A XOR B |
| 0111 | 00 | A XNOR B | 0111 | A XNOR B |
| 1000 | 00 | A plus B plus 1 | 1000 | A plus B plus 1 |
| 1001 | 00 | A minus B minus 1 | 1001 | A minus B minus 1 |
| 1010 | 00 | A times B times 2 | 1010 | A times B times 2 |
| 1011 | 00 | A divided by B divided by 2 | 1011 | A divided by B divided by 2 |
| 1100 | 00 | A AND B AND C | 1100 | A AND B AND C |
| 1101 | 00 | A OR B OR C | 1101 | A OR B OR C |
| 1110 | 00 | A XOR B XOR C | 1110 | A XOR B XOR C |
| 1111 | 00 | A XNOR B XNOR C | 1111 | A XNOR B XNOR C |
| 0000 | 01 | A plus B | 0000 | A plus B |
| 0001 | 01 | A minus B | 0001 | A minus B |
| 0010 | 01 | A times B | 0010 | A times B |
| 0011 | 01 | A divided by B | 0011 | A divided by B |
| 0100 | 01 | A AND B | 0100 | A AND B |
| 0101 | 01 | A OR B | 0101 | A OR B |
| 0110 | 01 | A XOR B | 0110 | A XOR B |
| 0111 | 01 | A XNOR B | 0111 | A XNOR B |
| 1000 | 01 | A plus B plus 1 | 1000 | A plus B plus 1 |
| 1001 | 01 | A minus B minus 1 | 1001 | A minus B minus 1 |
| 1010 | 01 | A times B times 2 | 1010 | A times B times 2 |
| 1011 | 01 | A divided by B divided by 2 | 1011 | A divided by B divided by 2 |
| 1100 | 01 | A AND B AND C | 1100 | A AND B AND C |
| 1101 | 01 | A OR B OR C | 1101 | A OR B OR C |
| 1110 | 01 | A XOR B XOR C | 1110 | A XOR B XOR C |
| 1111 | 01 | A XNOR B XNOR C | 1111 | A XNOR B XNOR C |

74182 LOOK-AHEAD CARRY GENERATOR



$$C_{n+x} = G_0 + P_0 C_n$$

$$C_{n+y} = G_1 + P_1 G_0 + P_1 P_0 C_n$$


$$C_{n+z} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n$$

$$G = G_3(P_3 + G_2)(P_3 + P_2 + G_1)(P_3 + P_2 + P_1 + G_0)$$

$$P = P_3 P_2 P_1 P_0$$

74188

74188A
256-BIT PROGRAMMABLE READ-ONLY MEMORY




Organized as 32 Words of 8 Bits Each

74194


74194
4-BIT SHIFT REGISTER

Shift Right Serial Input
Parallel Inputs
Shift Left Serial Input
Mode Select



74279

QUADUPLE S-R LATCHES




Q = the level of Q before the indicated input conditions were established.
This output level is pseudo static; that is, it may not persist when the S and R inputs return to their inactive (high) level.

74298

QUADRUPE 2-INPUT

MULTIPLEXER WITH STORAGE



FUNCTION TABLE

| INPUTS | | OUTPUTS | | | |
|-------------|-------|---------|----|----|----|
| DATA SELECT | CLOCK | QA | QB | QC | QD |
| 0 | ↑ | a1 | b1 | c1 | d1 |
| 1 | ↑ | a2 | b2 | c2 | d2 |
| 2 | ↑ | a0 | b0 | c0 | d0 |


a1,a2,etc. = the level of steady-state input at A1,A2,etc.

a0,a2,etc. = the level of QA,QB,etc. entered on the most-recent transition of the clock input.

7905

7905 (-5V)


NEGATIVE VOLTAGE REGULATOR



8234

8234

QUAD 2-INPUT MULTIPLEXER



| S0 | S1 | Selects |
|----|----|----------|
| 0 | 0 | F |
| 0 | 1 | B |
| 1 | 0 | A |
| 1 | 1 | High Out |

7812


7815

7912

7812C (+12V)


7815C (+15V)

POSITIVE VOLTAGE REGULATOR



8205

512x8 ROM WITH 3 STATE OUTPUTS




Strobe High: E1/E2 gate the output

Strobe Low: Latched addressed word is stopped at the output

8576

8576

PLA DATA DECODER



PLA = Programmable Logic Array

96 Input combinations are coded (Refer to code table for specific gate)


9301

9301

ONE-OF-TEN DECODER

Truth Table


| A ₃ | A ₂ | A ₁ | A ₀ | Output |
|----------------|----------------|----------------|----------------|--------|
| 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 2 |
| 1 | 1 | 0 | 0 | 3 |
| 1 | 0 | 1 | 1 | 4 |
| 1 | 0 | 1 | 0 | 5 |
| 1 | 0 | 0 | 1 | 6 |
| 1 | 0 | 0 | 0 | 7 |
| 0 | 1 | 1 | 1 | 8 |
| 0 | 1 | 1 | 0 | 9 |



Multipurpose Decoder will accept four inputs and provide 10 mutually exclusive outputs.

9309


DUAL, 4-INPUT MULTIPLEXER



9316

9316


4-BIT BINARY COUNTER



$$TC = Q_0 Q_1 Q_2 Q_3 \overline{PE}$$

9308

DUAL FOUR-BIT LATCH



FUNCTION TABLE

| MR | E0 | E1 | D | Qn | OPERATION |
|----|----|----|---|------|------------|
| H | L | L | L | L | Data Entry |
| H | L | L | H | H | Data Entry |
| H | L | H | X | Qn-1 | Hold |
| H | H | L | X | Qn-1 | Hold |
| H | H | H | X | Qn-1 | Hold |
| L | X | X | X | L | Reset |


Vcc 24
GND 12

Qn-1 = Previous Output State
Qn = Present Output State

9310


9310, 74161

BCD COUNTER
BINARY COUNTER




9318

1GHI-INPUT PRIORITY ENCODER



9318 is a Multipurpose Encoder designed to accept eight inputs and produce a binary weighted code of the highest order input.

9324




A High Speed Expandable Comparator that provides comparison between two 5-bit words and gives three outputs, "less than", "greater than" and "equal to". A HIGH level on the active LOW enable input forces all three outputs LOW.

93403

(see 7489)

9603

SINGLE SHOT WITH SCHMITT TRIGGER INPUT



| FUNCTION TABLE | | | | |
|----------------|-----------------|-------|--------|---------|
| t_n | INPUT t_{n+1} | INPUT | OUTPUT | |
| L | X | L | X | Trigger |
| X | L | X | L | Trigger |
| H | H | X | L | Trigger |
| H | H | L | X | Trigger |


X = Triggering Transition

9341

(see 74181)

9602

SINGLE SHOT



| TRIGGERING FUNCTION TABLE | | | |
|---------------------------|-------|-------|-----------|
| PIN NO'S | | | Operation |
| 5(11) | 4(12) | 3(13) | |
| H-L | L | H | Trigger |
| H | L-H | H | Trigger |
| X | X | L | Reset |

Dual Retriggerable, Resettable Monostable Multivibrator provides an output pulse whose duration and accuracy is a function of external timing components t_x and R_x .

ADL2011 CR202A


(see 74188)

REC 0613

μ A710DC

(see 7404)

HIGH SPEED DIFFERENTIAL COMPARATOR



UART

μ A 723

μ A723

PRECISION VOLTAGE REGULATOR

